

DN2.59x - 16 channel 16 bit digitizerNETBOX up to 125 MS/s

- 4, 8 or 16 channels with 20 MS/s up to 125 MS/s
- Software selectable single-ended or differential inputs
- Simultaneously sampling on all channels
- Separate ADC and amplifier per channel
- complete on-board calibration
- 6 input ranges: ±200 mV up to ±10 V
- 512 MSample/1 GSample acquisition memory
- Programmable input offset of ±100%
- Window, pulse width, re-arm, spike, OR/AND trigger
- Streaming, ABA mode, Multiple Recording, Gated Sampling, Timestamps

Speed	SNR	ENOB
20 MS/s	up to 81.0 dB	up to 13.2 LSB
40 MS/s	up to 75.3 dB	up to 12.2 LSB
125 MS/s	up to 73.3 dB	up to 11.8 LSB



- Ethernet Remote Instrument
- LXI Core 2011 compatible
- GBit Ethernet Interface
- Sustained streaming mode up to 70 MB/s
- Direct Connection to PC/Laptop
- Connect anywhere in company LAN
- Embedded Webserver for Maintenance/Updates
- Embedded Server option for open Linux platform

Operating Systems	SBench 6 Professional Included	<u>Drivers</u>
• Windows 7 (SP1), 8, 10	• Acquisition, Generation and Display of analog and	 LabVIEW, MATLAB, LabWindows/CVI
• Linux Kernel 2.6, 3.x, 4.x	digital data	 Visual C++, C++ Builder, GNU C++,
• Windows/Linux 32 and 64 bit	 Calculation, Documentation and Import, Export 	VB.NET, C#, J#, Delphi, Java, Python, IVI

Model	Single-Ende	d Inputs	Differentia	Inputs
DN2.592-04	4 channels	20 MS/s	4 channels	20 MS/s
DN2.592-08	8 channels	20 MS/s	4 channels	20 MS/s
DN2.592-16	16 channels	20 MS/s	8 channels	20 MS/s
DN2.593-04	4 channels	40 MS/s	4 channels	40 MS/s
DN2.593-08	8 channels	40 MS/s	4 channels	40 MS/s
DN2.593-16	16 channels	40 MS/s	8 channels	40 MS/s
DN2.596-04	4 channels	125 MS/s	4 channels	125 MS/s
DN2.596-08	8 channels 4 channels	80 MS/s 125 MS/s	4 channels	125 MS/s
DN2.596-16	16 channels 8 channels	80 MS/s 125 MS/s	8 channels	125 MS/s

General Information

The digitizerNETBOX DN2.49x series allows recording of up to 16 channels with sampling rates of 80 MS/s or 8 channels with sampling rates of 125 MS/s. These Ethernet Remote instruments offer outstanding A/D features both in resolution and signal quality. The inputs can be switched between Single-Ended with a programmable offset and True Differential. If used in differential mode each two inputs are connected together reducing the number of available channels by half.

Importantly, the high-resolution 16-bit ADCs deliver sixteen times more resolution than digitizers using older 12-bit technology and 256 times more resolution than what is available from digital scopes that commonly use 8-bit ADCs. The digitizerNETBOX can be installed anywhere in the company LAN and can be remotley controlled from a host PC.

Software Support

Windows Support

The digitizerNETBOX/generatorNETBOX can be accessed from Windows 7, Windows 8, Windows 10 (each 32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, LabWindows/CVI, Delphi, Visual Basic, VB.NET, C#, J#, Python, Java and IVI are included.

Linux Support



The digitizerNETBOX/generatorNETBOX can be accessed from any Linux system. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for Gnu C++, Python as well as drivers for MATLAB for Linux. SBench 6, the powerful data acquisi-

tion and analysis software from Spectrum is also included as a Linux version.

Discovery Protocol


Bus No	0
Device No	0
Function No	0
Slot No	0
IP	192.168.169.14
VISA	TCPIP[0]::192.168.169.14::inst0::INSTR

The Discovery function helps you to find and identify any Spectrum LXI instruments, like the digitizerNETBOX and generatorNETBOX, avail-

able to your computer on the network. The Discovery function will also locate any Spectrum card products that are managed by an installed Spectrum Remote Server somewhere on the network.

After running the discovery function the card information is cached and can be directly accessed by SBench 6. Furthermore the qualified VISA address is returned and can be used by any software to access the remote instrument.

SBench 6 Professional



The digitizerNETBOX and generatorNETBOX can be used with Spectrum's powerful software SBench 6 – a Professional license for the software is already installed in the box. SBench 6 supports all of the standard features of the instrument. It has a variety of display windows as well as analysis, export and documentation

functions.

- Available for Windows XP, Vista, Windows 7, Windows 8, Windows 10 and Linux
- Easy to use interface with drag and drop, docking windows and context menus
- Display of analog and digital data, X-Y display, frequency domain and spread signals
- Designed to handle several GBytes of data
- Fast data preview functions

IVI Driver

The IVI standards define an open driver architecture, a set of instrument classes, and shared software components. Together these provide critical elements needed for instrument interchangeability. IVI's defined Application Programming Interfaces (APIs) standardize common measurement functions reducing the time needed to learn a new IVI instrument.

The Spectrum products to be accessed with the IVI driver can be locally installed data acquisition cards, remotely installed data acquisition cards or remote LXI instruments like

digitizerNETBOX/generatorNETBOX. To maximize the compatibility with existing IVI based software installations, the Spectrum IVI

driver supports IVI Scope, IVI Digitizer and IVI FGen class with IVI-C and IVI-COM interfaces.

Third-party Software Products

Most popular third-party software products, such as LabVIEW, MATLAB or LabWindows/CVI are supported. All drivers come with examples and detailed documentation.

Embedded Webserver



The integrated webserver follows the LXI standard and gathers information on the product, set up of the Ethernet configuration and current status. It also allows the setting of a configuration password, access to documentation and updating of the complete instrument firmware, including the embedded remote server and the webserver.

Hardware features and options

3.32.13608

-TCPIP::192.168.169.20::INSTR

LXI Instrument



The digitizerNETBOX and generatorNETBOX are fully LXI instrument compatible to LXI Core 2011 following the LXI Device Specification

2011 rev. 1.4. The digitizerNETBOX/generatorNETBOX has been tested and approved by the LXI Consortium.

Located on the front panel is the main on/off switch, LEDs showing the LXI and Acquisition status and the LAN reset switch.

<u>digitizerNETBOX/generatorNETBOX chassis version V2</u>



The chassis version V2 got a complete re-design to allow some new features that improve the handling especially for mobile and shared usage:

- 8 bumper edges protect the chassis, the desk and other components on it. The bumper edges allow to store the chassis either vertically or horizontally and the lock-in structure allows to stack multiple chassis with a secure fit onto each other. For 19" rack mount montage the bumpers can be unmounted and replaced by the 19" rack mount option
- The handle allows to easily carry the chassis around in juts one hand.
- A standard GND screw on the back of the chassis allows to connect the metal chassis to measurement ground to reduce noise based on ground loops and ground level differences.

Front Panel



Standard BNC connectors are used for all analog input or output signals and all trigger and clock signals. No special adapter cables are needed and the connection is secure even when used in a moving environment. Custom front panels are available on request even for small series, be it SMA, LEMO connectors or custom specific connectors.

Ethernet Connectivity



The GBit Ethernet connection can be used with COTS Ethernet cabling as well as special industrial grade Buccaneer Ethernet cables. The integration into a standard LAN allows to connect the digitizerNETBOX/generatorNETBOX either directly to a desktop PC or Laptop or it is possible

to place the instrument somewhere in the company LAN and access it from any desktop over the LAN.


DC Power Supply Option



The digitizerNETBOX/generatorNET-BOX can be equipped with an internal DC power supply which replaces the standard AC power supply. Two different power supply options are available that range from 9V to 36V. Contact the sales team if other DC levels are required.

Using the DC power supply the digitizerNETBOX/generatorNETBOX can be used for mobile applications together with a Laptop in automotive or airborne applications.

Input Amplifier



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands the input termination can be changed

between 50 Ohm and 1 MOhm, one can select a matching input range and the signal offset can be compensated for.


Differential inputs

With a simple software command the inputs can individually be switched from single-ended (in relation to ground) to differential by combining each two single-ended inputs to one differential input. When the inputs are used in differential mode the A/D converter measures the difference between two lines with relation to system ground.

Automatic on-board calibration

All of the channels are calibrated in factory before the board is shipped. To compensate for different variations like PC power supply, temperature and aging, the software driver provides routines for an automatic onboard offset and gain calibration of all input ranges. All the cards contain a high precision on-board calibration reference.

Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO mode is designed for continuous data transfer between remote instrument and PC memory or hard disk. The control of the data stream is done automatically by the driver on interrupt request. The complete installed on-board memory is used for buffer data, making the continuous streaming extremely reliable.

Channel trigger

The data acquisition instruments offer a wide variety of trigger modes. Besides the standard signal checking for level and edge as known from oscilloscopes it's also possible to define a window trigger. All trigger modes can be combined with the pulsewidth trigger. This makes it possible to trigger on signal errors like too long or too short pulses. In addition to this a re-arming mode (for accurate trigger recognition on noisy signals) the AND/OR conjunction of different trigger events is possible. As a unique feature it is possible to use deactivated channels as trigger sources.


External trigger I/O

All instruments can be triggered using an external TTL signal. It's possible to use positive or negative edge also in combination with a programmable pulse width. An internally recognised trigger event can - when activated by software - be routed to the trigger connector to start external instruments.

Pulse width

Defines the minimum or maximum width that a trigger pulse must have to generate a trigger event. Pulse width can be combined with channel trigger, pattern trigger and external trigger.


Multiple Recording



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.


Gated Sampling



The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.


Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

ABA mode



The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a fast digitizer. The exact

position of the trigger events is stored as timestamps in an extra memory.

Option Embedded Server



The option turns the digitizer-NETBOX/generatorNETBOX in a powerful PC that allows to run own programs on a small and remote data acquisition system. The digitizerNET-BOX/generatorNETBOX is en-

hanced by more memory, a powerful CPU, a freely accessable internal SSD and a remote software development access method.

The digitizerNETBOX/generatorNETBOX can either run connected to LAN or it can run totally independent, storing data to the internal SSD. The original digitizerNETBOX/generatorNETBOX remote instrument functionality is still 100% available. Running the embedded server option it is possible to pre-calculate results based on the acquired data, store acquisitions locally and to transfer just the required data or results parts in a client-server based software structure. A different example for the


digitizerNETBOX/generatorNETBOX embedded server is surveillance/logger application which can run totally independent for days and send notification emails only over LAN or offloads stored data as soon as it's connected again.

Access to the embedded server is done through a standard text based Linux shell based on the ssh secure shell.

External clock I/O

Using a dedicated connector a sampling clock can be fed in from an external system. It's also possible to output the internally used sampling clock to synchronise external equipment to this clock.

Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

DN2 / DN6 Technical Data

Analog Inputs

b 1 iii			h harden og			
Resolution	6 11	16 bit (can be reduced to acquire sin	5 I I			
Input Range	software programmable	±200 mV, ±500 mV, ±1 V, ±2 V, ±5	V, ±10 V			
	software programmable	Single-ended or True Differential	[19/			
Input Offset (single-ended)	software programmable	programmable to ±100% of input range in steps of 1% 592x: ±0.2/±0.8 LSB (typ./max.)				
ADC Differential non linearity (DNL)	ADC only	593x: ±0.5/±0.9 LSB (typ./max.) 594x: ±0.5/±0.9 LSB (typ./max.) 596x: ±0.5/±0.9 LSB (typ./max.)				
ADC Integral non linearity (INL) ADC only		592x: ±1.0/±2.3 LSB (typ./max.) 593x: ±2.0/±7.5 LSB (typ./max.) 594x: ±2.0/±7.5 LSB (typ./max.) 596x: ±2.0/±7.5 LSB (typ./max.)				
Offset error (full speed)	after warm-up and calibration	≤ 0.1%				
Gain error (full speed)	after warm-up and calibration	≤ 0.1%				
Crosstalk: Signal 1 MHz, 50 Ω	$\begin{array}{l} \text{range} \leq \pm 1 V \\ \text{range} \geq \pm 2 V \end{array}$	≤ 95 dB on adjacent channels ≤ 90 dB on adjacent channels				
Crosstalk: Signal 10 MHz, 50 Ω	$\begin{array}{l} \text{range} \leq \pm 1 V \\ \text{range} \geq \pm 2 V \end{array}$	≤ 87 dB on adjacent channels ≤ 85 dB on adjacent channels				
Analog Input impedance	software programmable	50 Ω /1 MΩ 30 pF				
Analog input coupling	fixed	DC				
Over voltage protection	$range \le \pm 1V$	± 5 V (1 M Ω), 3.5 Vrms (50 Ω)				
Over voltage protection	$range \geq \pm 2V$	±50 V (1 MΩ), 5 Vrms (50 Ω)				
CMRR (Common Mode Rejection Ratio)	range $\leq \pm 1V$	100 kHz: 75 dB, 1 MHz: 60 dB, 10	MHz: 40 dB			
CMRR (Common Mode Rejection Ratio)	$range \ge \pm 2V$	100 kHz: 55 dB, 1 MHz: 52 dB, 10	MHz: 50 dB			
Channel selection (single-ended inputs) software programmable		1, 2, 4 or 8 channels (maximum is model dependent)				
Channel selection (true differential inputs)	software programmable	software programmable 1, 2 or 4 channels (maximum is model of				
Irigger						
	software proarammable	Channel Triaaer, External, Software,	Window, Pulse, Re-Arm, Spike, Or/And, Dek			
Trigger Available trigger modes Trigger level resolution	software programmable software programmable	Channel Trigger, External, Software, 14 bit	Window, Pulse, Re-Arm, Spike, Or/And, Dela			
Available trigger modes						
Available trigger modes Trigger level resolution	software programmable	14 bit	jes			
Available trigger modes Trigger level resolution Trigger edge	software programmable software programmable	14 bit Rising edge, falling edge or both edg	jes Imple			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width	software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc	jes Imple Imples			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay	software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 so 0 to [4G - 1] samples in steps of 1 so	jes imple imples imples			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate)	software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc	ges Imple Imples Imples ger + programmed holdoff)			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time	software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg O to [4G - 1] samples in steps of 1 sa O to [4G - 1] samples in steps of 1 sa O to [4G - 1] samples in steps of 1 sa < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ad	ges imple imples imples ger + programmed holdoff) :tive channels] in steps of 8			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO	software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8	ges imple imples imples ger + programmed holdoff) :tive channels] in steps of 8			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger	software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of	ges imple imples ger + programmed holdoff) ctive channels] in steps of 8 8 (defining pretrigger in standard scope mode			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of a 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 8 up to [installed memory / number of	ges imple imples ger + programmed holdoff) ctive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger delay Multi, ABA, Gate (Firon Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg O to [4G - 1] samples in steps of 1 sc O to [4G - 1] samples in steps of 1 sc O to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [36 - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs For electrical specifications refer to			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg O to [4G - 1] samples in steps of 1 sc O to [4G - 1] samples in steps of 1 sc O to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext Single level comparator	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger External trigger type External trigger impedance	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to $[4G - 1]$ samples in steps of 1 so 0 to $[4G - 1]$ samples in steps of 1 so 2 4 samples (+ programmed pretrig 8 up to $[32 \text{ kSamples } / \text{ number of } \alpha$ 8 up to $[8G - 4]$ samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext Single level comparator 50 Ω /5 k Ω ±5 V (5 k Ω), ±2.5 V (50 Ω),	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs For electrical specifications refer to			
Available trigger modes Trigger level resolution Trigger edge Trigger pulse width Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger External trigger type External trigger impedance External trigger input level	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg O to [4G - 1] samples in steps of 1 so O to [4G - 1] samples in steps of 1 so O to [4G - 1] samples in steps of 1 so < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext Single level comparator 50 Ω /5 kΩ	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs For electrical specifications refer to			
Available trigger modes Trigger level resolution Trigger level resolution Trigger level resolution Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger External trigger External trigger impedance External trigger input level External trigger over voltage protection External trigger sensitivity	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg O to [4G - 1] samples in steps of 1 sc O to [4G - 1] samples in steps of 1 sc C to [4G - 1] samples in steps of 1 sc C 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext Single level comparator 50 Ω /5 k Ω ±5 V (5 k Ω), ±2.5 V (50 Ω), ±20 V (5 k Ω), 5 Vrms (50 Ω)	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mod of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs For electrical specifications refer to			
Available trigger modes Trigger level resolution Trigger level resolution Trigger level resolution Trigger delay Trigger holdoff (for Multi, ABA, Gate) Multi, ABA, Gate: re-arming time Pretrigger at Multi, ABA, Gate, FIFO Posttrigger Memory depth Multiple Recording/ABA segment size Internal/External trigger accuracy External trigger External trigger T External trigger impedance External trigger input level External trigger over voltage protection External trigger sensitivity (minimum required signal swing)	software programmable software programmable software programmable software programmable software programmable software programmable software programmable software programmable	14 bit Rising edge, falling edge or both edg 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc 0 to [4G - 1] samples in steps of 1 sc < 24 samples (+ programmed pretrig 8 up to [32 kSamples / number of ac 8 up to [32 kSamples / number of ac 8 up to [8G - 4] samples in steps of 8 8 up to [installed memory / number of 8 up to [installed memory / number of 1 sample Ext Single level comparator $50 \Omega / 5 k\Omega$ $\pm 5 V (5 k\Omega), \pm 2.5 V (50 \Omega),$ $\pm 20 V (5 k\Omega), 5 Vrms (50 \Omega)$ 200 mVpp	ges imple imples ger + programmed holdoff) tive channels] in steps of 8 8 (defining pretrigger in standard scope mode of active channels] samples in steps of 8 of active channels] samples in steps of 8 X1, X2, X3 3.3V LVTTL logic inputs For electrical specifications refer to			

Clock

Internal clock range (PLL mode) software programmable internal reference: 1 kS/s to max (see "Dynamic Parameters" table below) Internal clock accuracy ≤ ±1.0 ppm (at time of calibration in production) Internal clock aging ≤ ±0.5 ppm / year Internal clock setup granularity TDB External reference clock range software programmable Direct external clock to internal clock delay 4.3 ns Direct external clock range see "Dynamic Parameters" table below
Internal clock aging ≤ ±0.5 ppm / year Internal clock setup granularity TDB External reference clock range software programmable 1 MHz to 125 MHz (preliminary) Direct external clock to internal clock delay 4.3 ns
Internal clock setup granularity TDB External reference clock range software programmable 1 MHz to 125 MHz (preliminary) Direct external clock to internal clock delay 4.3 ns
External reference clock range software programmable 1 MHz to 125 MHz (preliminary) Direct external clock to internal clock delay 4.3 ns
Direct external clock to internal clock delay 4.3 ns
Direct external clock range see Dynamic Parameters" table below
see "Dynamic rarange
External clock type Single level comparator
External clock input level $\pm 5 \vee (5 \text{ k}\Omega), \pm 2.5 \vee (50 \Omega),$
External clock input impedance software programmable 50 Ω /5 k Ω
External clock over voltage protection $\pm 20 \text{ V}$ (5 kΩ), 5 Vrms (50 Ω)
External clock sensitivity 200 mVpp (minimum required signal swing)
External clock level software programmable ±5 V in steps of 1mV
External clock edge rising edge used
External reference clock input duty cycle 45% - 55%
Clock output electrical specification Available via Multi Purpose output X0. Refer to "Multi Purpose I/O lines" section.
Synchronization clock divider software programmable TBD
ABA mode clock divider for slow clock software programmable 8 up to (64k - 8) in steps of 8

Connectors

Analog Inputs		9 mm BNC female (one for each single-ended input)	Cable-Type: Cab-9m-xx-xx
Trigger Input		9 mm BNC female	Cable-Type: Cab-9m-xx-xx
Clock/Reference Clock Input		9 mm BNC female	Cable-Type: Cab-9m-xx-xx
Clock Output, Multi-Purpose X0		9 mm BNC female	Cable-Type: Cab-9m-xx-xx
Multi-Purpose I/O X1, X2, X3	Programmable Direction	9 mm BNC female	Cable-Type: Cab-9m-xx-xx

Option digitizerNETBOX/generatorNETBOX embedded server (DN2.xxx-Emb, DN6.xxx-Emb)

CPU	Intel Quad Core 2 GHz
System memory	4 GByte RAM
System data storage	Internal 128 GByte SSD
Development access	Remote Linux command shell (ssh), no graphical interface (G
Accessible Hardware	Full access to Spectrum instruments, LAN, front panel LEDs, F
Integrated operating system	OpenSuse 12.2 with kernel 3.4.6.

Ethernet specific details

LAN Connection LAN Speed Sustained Streaming speed

Used LAN Ports

Power connection details

Mains AC power supply AC power supply connector Power supply cord

Certification, Compliance, Warranty

EMC Immunity EMC Emission Product warranty Software and firmware updates (GUI) available RAM, SSD

Standard RJ45 or Ethernet Buccaneer(R) for screw connection Auto Sensing: GBit Ethernet, 100BASE-T, 10BASE-T DN2.20, DN2.46, DN2.47, DN2.49, DN2.60 up to 70 MByte/s DN6.46, DN6.49 DN2.59, DN2.22, DN2.44, DN2.66 up to 100 MByte/s DN6.59, DN6.22, DN6.44, DN6.66 Webserver: 80 VISA Discovery Protocol: 111, 9757 Spectrum Remote Server: 1026, 5025 mDNS Daemon: 5353 UPNP Daemon: 1900

Input voltage: 100 to 240 VAC, 50 to 60 Hz IEC 60320-1-C14 (PC standard coupler) power cord included for Schuko contact (CEE 7/7)

Compliant with CE Mark Compliant with CE Mark 5 years starting with the day of delivery Life-time, free of charge

Clock Limitations and Bandwidth

	M2p.592x, DN2.592-xx DN6.592-xx	M2p.593x DN2.593-xx Dn6.593-xx	M2p.594x	M2p.596x DN2.596-xx DN6.596-xx
max internal/external clock	20 MS/s	40 MS/s	80 MS/s	125 MS/s
min internal clock	1 kS/s	1 kS/s	1 kS/s	1 kS/s
min clock for synchronization with star-hub				
min direct external clock	1 MS/s	1 MS/s	1 MS/s	1 MS/s
-3 dB bandwidth	> 10 MHz	> 20 MHz	> 40 MHz	> 60 MHz

RMS Noise Level (Zero Noise), typical figures

	11	M2p.592x, DN2.592-xx, DN6.592-xx								
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V				
Voltage resolution	6.1 μV	15.3 μV	15.3 μV 30.5 μV		152.6 μV	305.2 μV				
50 Ω	<4.0 LSB <25 μV	<2.6 LSB <40 µV	<2.1 LSB <65 μV	<4.3 LSB <263 μV	<2.6 LSB <397 μV	<2.1 LSB <641 µ				
1 ΜΩ										
	H		M2p.593x, DN2.5	93-xx, DN6.593-x	x					
Input Range	±200 mV	±500 mV	±l	±2 V	±5 V	±10 V				
Voltage resolution	6.1 µV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV				
50 Ω	<6.0 LSB <37 μV	<5.0 LSB <77 μV	<4.5 LSB <138 μV	<6.5 LSB <397 μV	<5.0 LSB <763 μV	<4.5 LSB <1.4 m				
1 ΜΩ										
	Ш		M2p	.594x						
Input Range	±200 mV	±500 mV	±l			±10 V				
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV				
50 Ω	<7.0 LSB <43 µV	<5.5 LSB <85 µV	<4.5 LSB <138 µV	<7.5 LSB <458 µV	<5.5 LSB <840 µV	<4.5 LSB <1.4 m				
1 ΜΩ	<7.5 LSB <46 µV	<5.8 LSB <9 µV	<4.5 LSB <138 µV	<7.7 LSB <470 μV	<5.8 LSB <886 µV	<4.5 LSB <1.4 m				
	11		M2p.596x, DN2.5	96-xx, DN6.596-x	x					
Input Range	±200 mV	±500 mV	±1	±2 V	±5 V	±10 V				
Voltage resolution	6.1 μV	15.3 μV	30.5 μV	61.0 μV	152.6 μV	305.2 μV				
50 Ω	<9.0 LSB < 55µV	<6.8 LSB <104 μV	<5.5 LSB <168 μV	<9.0 LSB <550 μV	<6.8 LSB <1.1 mV	<5.5 LSB <1.7 m				
1 MΩ		1				1				

Dynamic Parameters, typical figures

			M2p.5	592x, DN2.59	2-xx, DN6.59	2-xx		
Test - sampling rate		20 MS/s						
Input Range	±200	mV	±500) mV	±	I	±2 V	
Test Signal Frequency	1 MHz		1 MHz		1 MHz		1 MHz	
SNR (typ)					≥ 81.0 dB			
THD (typ)					≤ -86.5 dB			
SFDR (typ), excl. harm.					≥ 103 dB			
ENOB (based on SNR)					\geq 13.2 LSB			
ENOB (based on SINAD)					\geq 13.0 LSB			
		•			·		•	
			M2p.5	593x, DN2.59	3-xx, DN6.59	3-xx		
Test - sampling rate				40 N	NS/s			
Input Range	±200	mV	±500 mV		±l		±2 '	V
Test Signal Frequency	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz
SNR (typ)					≥75.3 dB	≥75.3 dB		
THD (typ)					\leq -86.1 dB	≤ -67.2 dB		
SFDR (typ), excl. harm.					≥ 101 dB	\geq 97.0 dB		
ENOB (based on SNR)					\geq 12.2 LSB	\geq 12.2 LSB		
ENOB (based on SINAD)					$\geq 12.2 \; \text{LSB}$	$\geq 10.8 \ \text{LSB}$		
T . II .		M2p.594x						
Test - sampling rate	±200	N I	500	80 N	•	. 1	±2	
Input Range	1 MHz	10 MHz	±500 1 MHz	10 MHz	± 1 MHz	10 MHz	±2 1 MHz	10 MHz
Test Signal Frequency SNR (typ)	≥ 70.6 dB	≥ 70.5 dB	≥72.9 dB	≥72.8 dB	≥74.2 dB	≥74.2 dB	≥ 69.8 dB	≥ 69.8 dB
	≥70.8 dB ≤-87.3 dB	≥70.3 dB ≤-76.9 dB	≥72.9 dB ≤-86.6 dB	≥72.8 dB ≤-76.3 dB	≥74.2 db ≤-84.8 dB	≥74.2 dB ≤-70.1 dB	≥09.0 db ≤-79.0 dB	≥ 09.6 dB ≤-77.9 dB
THD (typ)	≤ -87.3 dB ≥ 97.5 dB	≤-70.9 dB ≥105 dB	≤-00.0 dB ≥ 101 dB		≤-04.0 db ≥100 dB	≤-70.1 dB ≥ 100 dB	≤-79.0 dB ≥96.9 dB	
SFDR (typ), excl. harm.				≥ 104 dB				≥ 96.6 dB
ENOB (based on SNR)	≥ 11.4 LSB	≥ 11.4 LSB	≥ 11.8 LSB	≥ 11.8 LSB	≥ 12.0 LSB	≥ 12.0 LSB	≥ 11.2 LSB	≥ 11.2 LSB
ENOB (based on SINAD)	≥ 11.4 LSB	≥11.3 LSB	\geq 11.8 LSB	≥ 11.5 LSB	\geq 12.0 LSB	≥11.1 LSB	≥ 11.2 LSB	\geq 11.2 LSB

		M2p.594x, DN2.596-xx, DN6.596-xx							
Test - sampling rate		125 MS/s							
Input Range	±200	±200 mV ±500 mV ±1 ±2 V							
Test Signal Frequency	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	1 MHz	10 MHz	
SNR (typ)					≥73.3 dB	≥73.2 dB			
THD (typ)					≤-83.3 dB	≤ -69.9 dB			
SFDR (typ), excl. harm.					≥98.5 dB	≥ 98.1 dB			
ENOB (based on SNR)					≥ 11.8 LSB	≥ 11.8 LSB			
ENOB (based on SINAD)					≥ 11.7 LSB	\geq 11.0 LSB			

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

DN2 specific Technical Data

Environmental and Physical Details DN2.xxx

Dimension of Chassis without connectors or bumpers Dimension of Chassis with 19" rack mount option Weight (1 internal acquisition/generation module) Weight (2 internal acquisition/generation modules) Warm up time Operating temperature Storage temperature	L x W x H L x W x H	366 mm x 267 mm x 87 mm 366 mm x 482.6 mm x 87 mm (2U height) 6.3 kg, with rack mount kit: 6.8 kg 6.7 kg, with rack mount kit 7.2 kg 10 minutes 0°C to 50°C -10°C to 70°C
Storage temperature Humidity		-10°C to 70°C 10% to 90%

Power Consumption


	230 VAC		12 VDC		24 VD	c
4 channel versions, standard memory	0.24 A	55 W	TBD	TBD	TBD	TBD
8 channel versions, standard memory	0.26 A	60 W	TBD	TBD	TBD	TBD
16 channel versions, standard memory	0.37 A	85 W	TBD	TBD	TBD	TBD
4 channel versions, 1 x 2 GSample memory	0.28 A	65 W	TBD	TBD	TBD	TBD
8 channel versions, 1 x 2 GSample memory	0.30 A	70 W	TBD	TBD	TBD	TBD
16 channel versions, 2 x 2 GSample memory	0.48 A	105 W	TBD	TBD	TBD	TBD

<u>MTBF</u>

MTBF


100000 hours

Block diagram of digitizerNETBOX DN2



• The number of maximum channels and internal digitizer modules and existance of a synchronization Star-Hub is model dependent.

Block diagram of digitzerNETBOX module DN2.59x



Order Information

The digitizerNETBOX is equipped with a large internal memory for data storage and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, drivers and examples for C/C++, IVI (Scope and Digitizer class), LabVIEW (Windows), MATLAB (Windows and Linux), LabWindows/CVI, .NET, Delphi, Visual Basic, Java, Python and a Professional license of the oscilloscope software SBench 6 are included.

The system is delivered with a connection cable meeting your countries power connection. Additional power connections with other standards are available as option.

digitizerNETBOX DN2 - Ethernet/LXI Interface

Order no.	A/D Resolution	Bandwidth	Memory	Single-Ended	Inputs	Differential In	puts	
DN2.592-04	16 Bit	10 MHz	1 x 512 MSamples	4 channels	20 MS/s	4 channels	20 MS/s	
DN2.592-08	16 Bit	10 MHz	1 x 512 MSamples	8 channels	20 MS/s	4 channels	20 MS/s	
DN2.592-16	16 Bit	10 MHz	2 x 512 MSamples	16 channels	20 MS/s	8 channels	20 MS/s	
DN2.593-04	16 Bit	20 MHz	1 x 512 MSamples	4 channels	40 MS/s	4 channels	40 MS/s	
DN2.593-08	16 Bit	20 MHz	1 x 512 MSamples	8 channels	40 MS/s	4 channels	40 MS/s	
DN2.593-16	16 Bit	20 MHz	2 x 512 MSamples	16channels	40 MS/s	8 channels	40 MS/s	
DN2.596-04	16 Bit	60 MHz	1 x 512 MSamples	4 channels	125 MS/s	4 channels	125 MS/s	
DN2.596-08	16 Bit	60 MHz	1 x 512 MSamples	4 channels 8 channels	125 MS/s 80 MS/s	4 channels	125 MS/s	
DN2.596-16	16 Bit	60 MHz	2 x 512 MSamples	8 channels 16 channels	125 MS/s 80 MS/s	8 channels	125 MS/s	

Options

Order no.	Option
DN2.xxx-Rack	19" rack mounting set for self mounting
DN2.xxx-Emb	Extension to Embedded Server: CPU, more memory, SSD. Access via remote Linux secure shell (ssh)
DN2.xxx-DC24	24 VDC internal power supply. Replaces AC power supply. Accepts 18 V to 36 V DC input. Screw terminals
DN2.xxx-BTPWR	Boot on Power On: the digitizerNETBOX/generatorNETBOX automatically boots if power is switched on.

Calibration

Order no.	Option
DN2.xxx-Recal	Recalibration of complete digitizerNETBOX/generatorNETBOX DN2 including calibration protocol

BNC Cables

for Connections	Connection	Length	to SMA male	to SMA female	to BNC male	to SMB female
All	BNC male	80 cm	Cab-9m-3mA-80	Cab-9m-3fA-80	Cab-9m-9m-80	Cab-9m-3f-80
All	BNC male	200 cm	Cab-9m-3mA-200	Cab-9m-3fA-200	Cab-9m-9m-200	Cab-9m-3f-200

Technical changes and printing errors possible

Lectnical changes and printing errors possible Sbench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Visual Basic, Windows, Windows 98, Windows NT, Windows XP, Windows Vista, Windows 7, Windows 7, Windows 10 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademarks of The Mathworks, Inc. Delphi and C++. Builder are trademarks/registered trademarks of Embarcadero Technologies, Inc. Keysight VEE, VEE Pro and VEE Onelab are trademarks/registered trademarks of the Mathworks, Inc. Delphi and C++. Builder are trademarks of Embarcadero Technologies, Inc. Keysight VEE, VEE Pro and VEE Onelab are trademarks/registered trademarks of the PCI Industrial Computation Manufacturers Group. Oracle and Java are registered trademarks of Oracle and/or its affiliates. Intel and Intel Xeon are trademarks of NVIDIA, CUDA, GeForce, Quadro and Tesla are trademarks/registered trademarks of NVIDIA Corporation.