

# M2p.65xx-x4 - 16 bit 125 MS/s Arbitrary Waveform Generator

- Up to 125 MS/s on four channels
- Up to 80 MS/s on eight channels
- One, two, four and eight channel versions
- Versions with 40 MS/s and 125 MS/s
- Ultra Fast PCI Express x4 interface
- Simultaneous signal generation on all channels
- Standard output max. ±3 V into 50 Ohm (±6 V into 1 MOhm)
- high-voltage output max. ±6 V into 50 Ohm (±12 V into 1 MOhm)
- Features: Single-Shot, Loop, FIFO, Gated Replay, Sequence Replay
- 512 MSamples on-board memory
- Synchronization of up to 16 cards per system
- Fixed trigger to output delay
- Direct data transfer from CUDA GPU using SCAPP option



- PCle x4 Gen 1 Interface
- Works with x4/x8/x16\* PCle slots
- Sustained streaming mode up to 700 MB/s\*\*
- Half-length PCle Form Factor



# **Operating Systems**

- Windows 7 (SP1), 8, 10, Server 2008 R2 and newer
- Linux Kernel 2.6, 3.x, 4.x, 5.x
- Windows/Linux 32 and 64 bit

## **Recommended Software**

- Visual C++, Delphi, C++ Builder, GNU C++, VB.NET, C#, J#, Java, Python
- SBench 6

## **Drivers**

- MATLAB
- LabVIEW
- |V|

	A	analog outp	Outpu	t Level		
Model	1 ch	2 ch	4 ch	8 ch	in 50 $\Omega$	in 1 M $\Omega$
M2p.6530-x4	40 MS/s				±3 V	±6 V
M2p.6531-x4	40 MS/s	40 MS/s			±3 V	±6 V
M2p.6536-x4	40 MS/s	40 MS/s	40 MS/s		±3 V	±6 V
M2p.6533-x4	40 MS/s	40 MS/s	40 MS/s	40 MS/s	±3 V	±6 V
M2p.6540-x4	40 MS/s				±6 V	±12 V
M2p.6541-x4	40 MS/s	40 MS/s			±6 V	±12 V
M2p.6546-x4	40 MS/s	40 MS/s	40 MS/s		±6 V	±12 V
M2p.6560-x4	125 MS/s				±3 V	±6 V
M2p.6561-x4	125 MS/s	125 MS/s			±3 V	±6 V
M2p.6566-x4	125 MS/s	125 MS/s	125 MS/s		±3 V	±6 V
M2p.6568-x4	125 MS/s	125 MS/s	125 MS/s	80 MS/s	±3 V	±6 V
M2p.6570-x4	125 MS/s				±6 V	±12 V
M2p.6571-x4	125 MS/s	125 MS/s			±6 V	±12 V
M2p.6576-x4	125 MS/s	125 MS/s	125 MS/s		±6 V	±12 V

### **General Information**

The M2p.65xx series offers different versions of arbitrary waveform generators for PCI Express with a maximum output rate of 125 MS/s. These boards allow to generate freely definable waveforms on several channels synchronously.

With one of the synchronization options the setup of synchronous multi channel systems is possible as well as the combination of arbitrary waveform generators with digitizers of the M2p product family.

The 512 MSample on-board memory can be used as arbitrary waveform storage or as a FIFO buffer continuously streaming data via the PCle interface.

The high-resolution 16-bit DACs deliver four times the resolution of AWGs using 14-bit technology.

<sup>\*</sup>Some x16 PCIe slots are for the use of graphic cards only and can't be used for other cards. \*\*Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

# **Software Support**

#### Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8 and Windows 10 (each 32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, LabWindows/CVI, Delphi, Visual Basic, VB.NET, C#, J#, Python, Java and IVI are included.

#### **Linux Drivers**



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python as well as the possibility to get the driver sources for your own compilation.

#### SBench 6



A base license of SBench 6, the easyto-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, generate simple signals or load and replay previously stored SBench 6 signals. It's a valuable tool for checking the cards performance and assisting

with the units initial setup. The cards also come with a demo license for the SBench6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all replay modes including data streaming. Data streaming allows the cards to continuously replay data and transfer it directly from the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE and GNOME) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

### SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs or Digital Data Acquisition

Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 5000) processing cores and large (up to 24 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCle transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data de-

multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

#### **Third-party products**

Spectrum supports the most popular third-party software products such as LabVIEW, MATLAB or LabWindows/CVI. All drivers come with detailed documentation and working examples are included in the delivery. Support for other software packages, like VEE or DasyLab, can also be provided on request.

#### **Hardware features and options**

#### PCI Express x4



The M2p series cards use a PCI Express x4 Gen 1 connection. They can be used in PCI Express x4, x8 and x16 slots with hosts supporting Gen 1, Gen 2, Gen 3 or Gen4. The maximum sustained data trans-

fer rate is more than 700 MByte/s (read direction) or 700 MByte/s (write direction) per slot. Physically supported slots that are electrically connected with only x1 or x2 can also be used with the M2p series cards, but with reduced data transfer rates.

#### **Connections**

The cards are equipped with SMB connectors for the analog signals as well as for the external trigger and clock input. In addition, there are four MMCX connectors: one multi-function output (XO) and three multi-function I/O connectors (X1, X2, X3). These multi-function connectors can be individually programmed to perform different functions:



- Clock output (XO only)
- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines
- Logic trigger inputs

#### Singleshot output

When singleshot output is activated the data of the on-board memory is played exactly one time. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

#### Repeated output

When the repeated output mode is used the data of the on-board memory is played continuously for a programmed number of times or until a stop command is executed. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.


#### Single Restart replay

When this mode is activated the data of the on-board memory will be replayed once after each trigger event. The trigger source can be either the external TTL trigger or software trigger.

### FIFO mode

The FIFO or streaming mode is designed for continuous data transfer between the card and the PC memory. When mounted in a PCI Express x4 Gen 1 interface read streaming speeds of up to 700 MByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed onboard memory is used to buffer the data, making the continuous streaming process extremely reliable.


#### **Multiple Replay**



The Multiple Replay mode allows the fast output generation on several trigger events without restarting the hardware. With this option very fast repetition rates can be

achieved. The on-board memory is divided into several segments of the same size. Each segment can contain different data which will then be played with the occurrence of each trigger event.


#### **Gated Replay**



The Gated Sampling mode allows data replay controlled by an external gate signal. Data is only replayed if the gate signal has attained a

programmed level.

#### Sequence Mode



eral data segments of different length. These data segments are chained up in a user chosen order using an additional sequence memory. In this sequence memory the number of loops for each segment can be programmed and trigger conditions can be defined to proceed from segment to segment. Using the sequence mode it is also possible to switch between replay waveforms by a simple software command or to redefine waveform data for segments simultaneously while other segments are being replayed. All trigger-related and software-command-related functions are only working on single cards, not on star-hub-synchrnonized cards.


#### **External trigger input**

All boards can be triggered using an external analog or digital signal. The external trigger input has one comparator that can be used for standard edge and level triggers.

# **External clock input and output**

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

#### Reference clock



The option to use a precise external reference clock (typically 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the stability of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

#### Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 16 boards in one system. Two versions are available: one with up to 6 cards and the large version supports up to 16 cards in one system. Both versions can be mounted in two different ways, to either extend the cards



Independent of the number of boards there is no phase delay between the channels. The Star-Hub distributes trigger and clock information between all boards. As a result all connected boards are running with the same clock and the same trigger. All trigger sources can be combined with OR/AND. For digitizers that means all channels of all cards to be trigger source at the same time.

#### Multi-Purpose I/O 4 Standard + 16 Option



As standard each card has 4 multi-purpose I/O lines (3 x I/O and 1 x Output). As an option a piggy-back module carries additional 16 multi-purpose I/O lines making up to 19 digtal inputs or 20 digital outputs.

This option is available with SMB connectors or with FX/2 connector for flat-ribbon cable, with pin-compatibility with previous

hardware versions.

All I/O lines can be used for synchronous digital data acquisition (digitizer), synchronous digital data output/marker output (AWG), asynchronous digital I/O, can carry additional status information or can be used as trigger inputs

#### **Technical Data**

#### **Analog Outputs**

Resolution 16 bit D/A Interpolation no interpolation

Output amplitude software programmable 653x and 656x:  $\pm\,1$  mV up to  $\pm3$  V in 1 mV steps into 50  $\Omega$  termination

(resulting in  $\pm 2$  mV up to  $\pm 6$  V in 2mV steps into high impedance loads)

654x and 657x:  $\pm 1$  mV up to  $\pm 6$  V in 1 mV steps into 50  $\Omega$  termination

(resulting in  $\pm 2$  mV up to  $\pm 12$  V in 2mV steps into high impedance loads)

Note: Gain values below  $\pm 300$  mV into  $50~\Omega$  are reduced by digital scaling of the samples

Output Amplifier Path Selection automatically by driver Low Power path: Selected Gain of  $\pm 1$  mV to  $\pm 960$  mV (into  $50 \Omega$ )

> High Power path: 653x and 656x: Selected Gain of ±940 mV to ±3 V (into 50  $\Omega)$

654x and 657x: Selected Gain of  $\pm 940$  mV to  $\pm 6$  V (into 50  $\Omega$ )

Output Amplifier Setting Hysteresis automatically by driver 940 mV to 960 mV (if output is using low power path it will switch to high power path at 960 mV. If

output is using high power path it will switch to low power path at 940 mV)

Output amplifier path switching time 1.2 ms (output disabled while switching)

Output offset software programmable Low Power path:  $\pm 960$  mV in 1 mV steps into 50  $\Omega$  ( $\pm 1920$  mV in 2 mV steps into 1 M $\Omega$ )

High Power path: 653x and 656x: ±3 V in 1 mV steps into 50  $\Omega$  (±6V in 2 mV steps into 1 MQ) 654x and 657x:  $\pm 6$  V in 1 mV steps into 50  $\Omega$  ( $\pm 12$ V in 2 mV steps into 1  $M\Omega$ )

software programmable One of 4 different filters (refer to "Bandwidth and Filters" section)

DAC Differential non linearity (DNL) DAC only ±2.0 LSB typical ±4.0 LSB typical DAC Integral non linearity (INL) DAC only

Output resistance 50 Ω

653x and 656x: 0  $\Omega$  (short circuit safe by design) 654x and 657x: 50  $\Omega$  (short circuit safe by hardware supervisor, outputs will turn off) Minimum output load

653x and 656x: ±3.0 V (offset + amplitude) 654x and 657x: ±6.0 V (offset + amplitude) Max output swing in 50  $\Omega$ 653x and 656x: ±6.0 V (offset + amplitude) 654x and 657x: ±12.0 V (offset + amplitude) Max output swing in 1  $M\Omega$ 

653x and 656x: ±30 mA Max output current 654x and 657x: ±60 mA

Slewrate (using Filter 0)

low power path (0 to 900 mV): 250 mV/ns 653x and 656x: High power path (0 to 3000 mV): 850 mV/ns 654x and 657x: High power path (0 to 6000 mV): TBD

653x and 656x: ±3 V square wave: 5.3 ns 654x and 657x: ±3 V square wave: TBD Rise/Fall time 10% to 90% square wave

Crosstalk @ 1 MHz signal ±3 V 1 to 4 ch standard AWG 95 dB (M2p.6530, M2p.6531, M2p.6536, M2p.6560, M2p.6561, M2p.6566)

Crosstalk @ 1 MHz signal ±3 V 8 channel AWG 84 dB (M2p.6533, M2p.6568)

Crosstalk @ 1 MHz signal ±6 V 99 dB (M2p.6540, M2p.6541, M2p.6546, M2p.6540, M2p.6541, M2p.6546) 1 to 4 ch high-voltage AWG

 $\pm 1$  mV  $\pm 0.5$  % of programmed output amplitude  $\pm 0.1$  % of programmed output offset Output accuracy

### **Triager**

Available trigger modes software programmable External, Software, Pulse, Or/And, Delay

Rising edge, falling edge or both edges Triager edge software programmable Trigger pulse width 0 to [4G - 1] samples in steps of 1 sample software programmable 0 to [4G-1] samples in steps of 1 samples Trigger delay software programmable Trigger holdoff (for Multi, Gate) software programmable 0 to [4G - 1] samples in steps of 1 samples

Multi, Gate: re-arming time < 24 samples (+ programmed holdoff) Trigger to Output Delay 63 sample clocks + 7 ns

Memory depth 16 up to [installed memory / number of active channels] samples in steps of 8 software programmable Multiple Replay segment size software programmable 8 up to [installed memory / number of active channels] samples in steps of 8

External trigger accuracy 1 sample

External trigger X1, X2, X3 Ext 3.3V LVTTL logic inputs Single level comparator External trigger type

For electrical specifications refer to "Multi Purpose I/O lines" section. External trigger impedance software programmable  $50~\Omega$  /  $5~k\Omega$ ±5 V (5 kΩ), ±2.5 V (50 Ω). External trigger input level

External trigger over voltage protection  $\pm 20 \text{ V } (5 \text{ k}\Omega), 5 \text{ Vrms } (50 \Omega)$ 200 mVpp

External trigger sensitivity (minimum required signal swing) External trigger level ±5 V in steps of 1 mV software programmable

External trigger bandwidth DC to 400 MHz 50 O n.a. DC to 125 MHz DC to 300 MHz 5 kΩ ≥ 2 samples Minimum external trigger pulse width ≥ 2 samples

#### **Multi Purpose I/O lines**

Number of multi purpose output lines one, named X0 three, named X1, X2, X3 Number of multi purpose input/output lines

X1. X2. X3 Multi Purpose line χo

Input: available signal types software programmable Asynchronous Digital-In, Logic trigger n.a. Input: signal levels 3.3 V LVTTL n.a.

Input: impedance  $10~\text{k}\Omega$  to 3.3~Vn.a. Input: maximum voltage level n.a. -0.5 V to +4.0 V Input: maximum bandwidth 125 MHz

Output: available signal types software programmable Run-, Arm-, Trigger-Output, Run-, Arm-, Trigger-Output,

Marker-Output, Synchronous Digital-Out, Asynchronous Digital-Out Marker-Output, Synchronous Digital-Out, Asynchronous Digital-Out,

ADC Clock Output.

Output: impedance

Output: drive strength Capable of driving 50  $\Omega$  loads, maximum drive strength ±48 mA

3.3V LVTTL, TTL compatible for high impedance loads Output: type / signal levels

Output: update rate (synchronous modes) sampling clock

### Option M2p.xxxx-DigFX2 / M2p.xxxx-DigSMB common

Input: signal levels Input: impedance  $10 \text{ k}\Omega$  to 3.3 VInput: maximum voltage level -0.5 V to +4.0 V Input: maximum bandwidth 125 MHz

Synchronous Digital-In (M2p.59xx only), Asynchronous Digital-In Input: available signal types software programmable

Output: available signal types software programmable Run-, Arm-, Trigger-Output, Synchronous Digital-Out (M2p.65xx only), Asynchronous Digital-Out Output: update rate (synchronous modes)

sampling clock

3.3V LVTTL, TTL compatible for high impedance loads Output: type / signal levels

#### Option M2p.xxxx-DigFX2 specific

Number of additional multi-purpose I/O lines 16 (X4 to X19)

Card width with installed option Requires one additional slot left of the main card's bracket, on "solder side" of the PCle card 1 x 40 pole half pitch (Hirose FX2 series, one adapter cable to IDC connector in standard Connector

2.54mm pitch included (Cab-d40-xx-xx).

4 x SMB male, (jumper selectable between FX2/SMB for: X12, X13, X18 and X19))

Connector on card: Hirose FX2B-40PA-1.27DSL Flat ribbon cable connector: Hirose FX2B-40SA-1.27R

Output: impedance FX2: 90  $\Omega$  , SMB: 50  $\Omega$ 

Output: drive strength Capable of driving 90  $\Omega$  loads (FX2), 50  $\Omega$  loads (SMB), maximum drive strength  $\pm 48$  mA

Compatibility Pinning compatible with M2i.xxxx-dig option and M2i.70xx connectors

#### Option M2p.xxxx-DigSMB specific

Number of additional multi purpose I/O lines 16 (X4 to X19)

Card width with installed option Requires one additional slot left of the main card's bracket, on "solder side" of the PCIe card Connectors on bracket 10 x SMB male (X4 to X13)

6 x SMB male (X14 to X19) Internal connectors Output: impedance

Output: drive strength Capable of driving 50  $\Omega$  loads, maximum drive strength ±48 mA

#### **Sequence Replay Mode**

Number of sequence steps software programmable 1 up to 4096 (sequence steps can be overloaded at runtime) Number of memory seaments software programmable 2 up to 64k (seament data can be overloaded at runtime)

32 samples in steps of 8 samples. Minimum segment size software programmable

Maximum segment size software programmable 512 MS / active channels / number of sequence segments (round up to the next power of two)

Loop Count software programmable

Sequence Step Commands software programmable Loop for #Loops, Next, Loop until Trigger, End Sequence Special Commands Data Overload at runtime, sequence steps overload at runtime, software programmable readout current replayed sequence step

Software commands changing the sequence as well as "Loop until trigger" are not synchronized between cards. This also applies to multiple AWG modules in a generator NETBOX. Limitations for synchronized products

#### Clock

Clock Modes software programmable internal PLL, external clock, external reference clock, sync

see "Clock Limitations" table below Internal clock range (PLL mode) software programmable

Internal clock accuracy after warm-up  $\leq \pm 1.0$  ppm (at time of calibration in production)

software programmable

software programmable

software programmable

Internal clock aging

PLL clock setup granularity (int. or ext. reference)

External reference clock range

Direct external clock to internal clock delay

Direct external clock range External clock type

External clock input level

External clock input impedance

External clock over voltage protection

External clock sensitivity (minimum required signal swing) External clock level

External clock edge External reference clock input duty cycle

Clock output electrical specification Synchronization clock multiplier "N" for different clocks on synchronized cards

Channel to channel skew on one card Skew between star-hub synchronized cards

 $\leq$  ±0.5 ppm / year 1 Hz

128 kHz up to 125 MHz

4.3 ns

see "Clock Limitations and Bandwidth" table below

Single level comparator

±5 V (5 kΩ), ±2.5 V (50 Ω),

50 O / 5 kO

 $\pm 20$  V (5 k $\Omega$ ), 5 Vrms (50  $\Omega$ )

200 mVpp

software programmable ±5 V in steps of 1mV rising edge used

45% - 55%

Available via Multi Purpose output XO. Refer to "Multi Purpose I/O lines" section.

N being a multiplier (1, 2, 3, 4, 5, ... Max) of the card with the currently slowest sampling clock. The card maximum (see "Clock Limitations and Bandwidth" table below) must not be exceeded.

Cable-Type: Cab-d40-xx-xx

< 200 ps (typical)

TBD

#### **Connectors**

Analog SMB male (one for each single-ended input/output) Cable-Type: Cab-3f-xx-xx Trigger Input Cable-Type: Cab-3f-xx-xx SMB male Clock Input SMB male Cable-Type: Cab-3f-xx-xx Standard Multi Purpose I/O MMCX female (4 lines) Cable-Type: Cab-1 m-xx-xx Option M2p.xxxx-DigSMB on extra bracket SMR male Cable-Type: Cab-3f-xx-xx

Option M2p.xxxx.DigFX2 on extra bracket 40-pole half pitch (Hirose FX2)

### **Environmental and Physical Details**

Dimension (Single Card) type M2p.65x3, M2p.65x8, M2p.654x or M2p.657x

Dimension (all other single cards)

Dimension (with -SH6tm or -SH16tm installed)

Dimension (with -SH6ex or -SH16ex installed)

Dimension (with -DigSMB or -DigFX2 installed)

Weight (M2p.59xx series) Weight (M2p.65x0, M2p.65x1, M2p.65x6 series)

Weight (M2p.65x3, 65x8, 654x, 657x series) Weight (Star-Hub Option -SH6ex, -SH6tm)

Weight (Star-Hub Option -SH16ex, -SH16tm) Weight (Option -DigSMB)

Weight (Option -DigFX2) Warm up time Operating temperature Storage temperature

Dimension of packing

Humidity

8 channel AWG or

High power AWG

L x H x W: 168 mm ( $\frac{1}{2}$  PCIe length) x 107 mm x 30 mm. Requires one additional slot right of the main card's bracket, on "component side" of the PCle card  $L \times H \times W$ : 168 mm (½ PCle length) x 107 mm x 20 mm (single slot width) Extends W by 1 slot right of the main card's bracket, on "component side" of the PCIe card.

Extends W by 1 slot left of the main card's bracket, on "solder side" of the PCIe card. maximum 215 g 195 g maximum

maximum including 6 sync cables

including 16 sync cables

50 g 60 g 10 minutes 0 °C to 40 °C -10 °C to 70 °C 10% to 90%

1 or 2 cards 470 mm x 250 mm x 130 cm

305 g

65 g

90 g

Volume weight of packing 1 or 2 cards 4 kgs

# **PCI Express specific details**

PCIe slot type PCle slot compatibility (physical)

PCle slot compatibility (electrical) Sustained streaming mode (Card-to-System: M2p.59xx)

Sustained streaming mode (System-to-Card: M2p.65xx)

x4, Generation 1 x4, x8, x16

x1, x2, x4, x8, x16 with Generation 1, Generation 2, Generation 3, Generation 4

> 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCle x4 Gen 1)

> 700 MB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCle x4 Gen 1)

#### **Certification, Compliance, Warranty**

EMC Immunity Compliant with CE Mark EMC Emission Compliant with CE Mark 5 years starting with the day of delivery Product warranty

Software and firmware updates Life-time, free of charge

# **Power Consumption**

		3.3V	12 V	Total
M2p.6530-x4	Typical values: All channels activated, Sample rate: 40 MSps	0.1 A	0.8 A	10 W
M2p.6531-x4	Output signal: 10 MHz sine wave, Output level: +/- 3.0 V into 50 $\Omega$ load	0.1 A	0.9 A	11 W
M2p.6536-x4		0.1 A	1.2 A	15 W
M2p.6533-x4		0.1 A	1.8 A	23 W
M2p.6540-x4	Typical values: All channels activated, Sample rate: 40 MSps	0.1 A	1.0 A	13 W
M2p.6541-x4	Output signal: 10 MHz sine wave, Output level: +/- 6.0 V into 50 $\Omega$ load	0.1 A	1.4 A	17 W
M2p.6546-x4		0.1 A	2.2 A	27 W
M2p.6560-x4	Typical values: All channels activated, Sample rate: 125 MSps	0.1 A	0.8 A	10 W
M2p.6561-x4	Output signal: 10 MHz sine wave, Output level: +/- 3.0 V into 50 $\Omega$ load	0.1 A	0.9 A	11 W
M2p.6566-x4		0.1 A	1.2 A	15 W
M2p.6568-x4		0.1 A	1.9 A	23 W
M2p.6570-x4	Typical values: All channels activated, Sample rate: 125 MSps	0.1 A	1.0 A	13 W
M2p.6571-x4	Output signal: 10 MHz sine wave, Output level: +/- 6.0 V into 50 $\Omega$ load	0.1 A	1.4 A	17 W
M2p.6576-x4		0.1 A	2.2 A	27 W

# **MTBF**

MTBF TBD hours

# **Clock Limitations**

	M2p.653x DNx.653-xx M2p.654x DNx.654-xx DNx.803-xx DNx.813-xx	M2p.656x DNx.656-xx M2p.657x DNx.657-xx DNx.806-xx DNx.816-xx
max internal clock (non-synchronized cards)	40 MS/s	125 MS/s
min internal clock (non-synchronized cards)	1 kS/s	1 kS/s
max internal clock (cards synchronized via star-hub)	40 MS/s	125 MS/s
min internal clock (cards synchronized via star-hub)	128 kS/s	128 kS/s
max direct external clock	40 MS/s	125 MS/s
min direct external clock	DC	DC
min direct external clock LOW time	4 ns	4 ns
min direct external clock HIGH time	4 ns	4 ns

# **Bandwidth and Filters**

	Filter	- 3dB bandwidth	Filter characteristic
Analog bandwidth does not include Sinc response of DAC	Filter 0	70 MHz	third-order Butterworth
	Filter 1	20 MHz	fifth-order Butterworth
	Filter 2	5 MHz	fourth-order Bessel
	Filter 3	1 MHz	fourth-order Bessel

### **Dynamic Parameters**

	M2p.653x/DNx.653-xx/DNx.803-xx						
Test - Samplerate	40 /	MS/s	40 MS/s				
Output Frequency	800	kHz	4 N	ΛHz			
Output Level in 50 $\Omega$	±900mV	±900mV ±3000mV		±3000mV			
Used Filter	1 /	1 MHz		MHz			
NSD (typ)	-142 dBm/Hz	-132 dBm/Hz	-142 dBm/Hz	-132 dBm/Hz			
SNR (typ)	90.7 dB	91.1 dB	83.7 dB	84.1 dB			
THD (typ)	-74.0 dB	-74.0 dB	-70.5 dB	-70.5 dB			
SINAD (typ)	73.9 dB	73.9 dB	69.8 dB	69.8 dB			
SFDR (typ), excl harm.	97.0 dB	95.0 dB	88.0 dB	88.0 dB			
ENOB (SINAD)	12.0	12.0	11.3	11.3			
ENOB (SNR)	14.7	14.8	13.5	13.6			


	M2p.654x/DNx.654-xx/DNx.813-xx						
Test - Samplerate	40 N	MS/s	40 MS/s				
Output Frequency	800	kHz	4 N	ΛHz			
Output Level in $50 \Omega$	±900mV ±6000mV		±900mV	±6000mV			
Used Filter	1 /	ИHz	5 MHz				
NSD (typ)	-138 dBm/Hz	-129 dBm/Hz	-142 dBm/Hz	-126 dBm/Hz			
SNR (typ)	86.7 dB	88.1 dB	83.7 dB	84.2 dB			
THD (typ)	-74.0 dB	-74.0 dB	-74.0 dB	-74.0 dB			
SINAD (typ)	73.8 dB	73.8 dB	73.6 dB	73.6 dB			
SFDR (typ), excl harm.							
enob (sinad)	12.0	12.0	11.9	11.9			
ENOB (SNR)	14.1	14.3	13.6	13 <i>.7</i>			

	M2p.656x/DNx.656-xx/DNx.806-xx							
Test - Samplerate	125	MS/s	125 MS/s		125 MS/s			
Output Frequency	800	kHz	4 MHz		16 MHz			
Used Filter	1 /	1 MHz		5 MHz		МHz		
Output Level in 50 Ω	±900mV	±3000mV	±900mV ±3000mV		±900mV	±3000mV		
NSD (typ)	-142 dBm/Hz	-132 dBm/Hz	-142 dBm/Hz	-132 dBm/Hz	-142 dBm/Hz	-132 dBm/Hz		
SNR (typ)	90.7 dB	91.1 dB	83.7 dB	84.1 dB	77.7 dB	78.1 dB		
THD (typ)	-74.0 dB	-74.0 dB	-70.5 dB	-70.5 dB	-66.0 dB	-61.9 dB		
SINAD (typ)	73.9 dB	73.9 dB	69.8 dB	69.8 dB	65.7 dB	60.9 dB		
SFDR (typ), excl harm.	97.0 dB	95.0 dB	88.0 dB	88.0 dB	90.0 dB	89.0 dB		
ENOB (SINAD)	12.0	12.0	11.3	11.3	10.6	9.8		
ENOB (SNR)	14.7	14.8	13.5	13.6	12.5	12.6		

		M2p.657x/DNx.657-xx/DNx.816-xx							
Test - Samplerate	125	125 MS/s		125 MS/s		MS/s			
Output Frequency	800	kHz	4 MHz		16 MHz				
Used Filter	1 A	1 MHz		5 MHz		МHz			
Output Level in 50 $\Omega$	±900mV	±6000mV	±900mV ±6000mV		±900mV	±6000mV			
NSD (typ)	-138 dBm/Hz	-129 dBm/Hz	-142 dBm/Hz	-126 dBm/Hz	-142 dBm/Hz	-127 dBm/Hz			
SNR (typ)	86.7 dB	88.1 dB	83.7 dB	84.2 dB	77.7 dB	79.1 dB			
THD (typ)	-74.0 dB	-74.0 dB	-74.0 dB	-74.0 dB	-70.5 dB	-63.1 dB			
SINAD (typ)	73.8 dB	73.8 dB	73.6 dB	73.6 dB	69.7 dB	63.0 dB			
SFDR (typ), excl harm.									
enob (sinad)	12.0	12.0	11.9	11.9	11.3	10.2			
ENOB (SNR)	14.1	14.3	13.6	13 <i>.7</i>	12.6	12.8			

THD and SFDR are measured at the given output level and 50 Ohm termination with a high resolution M3i.4860/M4i.4450-x8 data acquisition card and are calculated from the spectrum. Noise Spectral Density is measured with built-in calculation from an HP E4401B Spectrum Analyzer. All available D/A channels are activated for the tests. SNR and SFDR figures may differ depending on the quality of the used PC. NSD = Noise Spectral Density, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range.

# Hardware block diagram



# **Order Information**

The card is delivered with 512 MSample on-board memory and supports standard replay, FIFO replay (streaming), Multiple Replay, Gated Replay, Continuous Replay (Loop), Single-Restart as well as Sequence. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python and a Base license of the measurement software SBench 6 are included.

### Adapter cables are not included. Please order separately!

DCI F	Order no.	D/A Da	esolution Stand	dard mem	Cina	ala Endad Outauta	Outo	it Level		
PCI Express x4						gle-Ended Outputs	_			
Standard Version with ±3V output in 50Ω	M2p.6530-x4			MSample	1 chann					
Wiiii ±3 ¥ Ooipoi iii 3032	M2p.6531-x4				2 chann			, ,		
	M2p.6536-x4				4 chann					
	M2p.6533-x4				8 chann					
	M2p.6560-x4				1 chann					
	M2p.6561-x4				2 chann					
	M2p.6566-x4				4 chann 4 chann					
	M2p.6568-x4	10	) BIT 312		4 chann 8 chann			±0 V (1 M(2)		
PCI Express x4	Order no.	D/A Resolution Standard mem				gle-Ended Outputs	Outpu	it Level		
High Voltage Version	M2p.6540-x4	16	Bit 512	MSample	1 chann	el 40 MS	/s ±6 V (50Ω) or	±12 V (1 ΜΩ)		
with $\pm 6V$ output in $50\Omega$	M2p.6541-x4				2 chann					
	M2p.6546-x4				4 chann			, ,		
	M2p.6570-x4				1 chann					
	M2p.6571-x4	16		•	2 chann					
	M2p.6576-x4	16			4 chann	els 125 MS	/s ±6 V (50Ω) or			
Options .	Order no.	Option								
<u>- p</u>	M2p.xxxx-SH6ex [1]	Synchron	ization Star-Hub for	up to 6 cards	incl. cab	oles, only one slot w	idth, card lenath 24	5 mm		
	M2p.xxxx-SH6tm (1)									
	M2p.xxxx-SH16ex (1)	Synchronization Star-Hub for up to 16 cards incl. cables, only one slot width, card length 245 mm								
		Synchronization Star-Hub for up to 16 cards incl. cables, two slots width, standard card length								
	M2p.xxxx-SH16tm (1)	The state of the s								
	M2p.xxxx-DigFX2	16 additional multi-purpose I/O lines on separate slot bracket, FX2 connector (incl. Cab-d40-idc-100)								
	M2p.xxxx-DigSMB M2p-upgrade	16 additional multi-purpose I/O lines, 10 on separate slot bracket, 6 internal connectors  Upgrade for M2p.xxxx: Later installation of options Star-Hub or Dig.								
	1412p-opgrade	opgrade	ioi mzp.xxx. talei	maidifulion of	opiions	oldi-1100 or Dig.				
<u>Services</u>	Order no.									
	Recal	Recalibra	tion at Spectrum inc	l. calibration p	orotocol					
Cables			Order no.							
	for Connections	Length	to BNC male	to BNC femo	ا ماه	to SMA male	to SMA female	to SMB female		
	Analog/Clock-In/Trig-In	80 cm	Cab-3f-9m-80	Cab-3f-9f-80		Cab-3f-3mA-80	Cab-3f-3fA-80	Cab-3f-3f-80		
	/Option DigSMB									
	Analog/Clock-In/Trig-In /Option DigSMB	200 cm	Cab-3f-9m-200	Cab-3f-9f-20	00	Cab-3f-3mA-200	Cab-3f-3fA-200	Cab-3f-3f-200		
	Probes (short)	5 cm		Cab-3f-9f-5						
	Clk-Out/Trig-Out/Extra	80 cm	Cab-1 m-9 m-80	Cab-1 m-9f-8	30	Cab-1m-3mA-80	Cab-1 m-3fA-80	Cab-1 m-3f-80		
	Clk-Out/Trig-Out/Extra	200 cm	Cab-1 m-9 m-200	Cab-1 m-9f2		Cab-1m-3mA-200	Cab-1m-3fA-200	Cab-1m-3f-200	,	
	Information		ard adapter cables							
		•					I	1		
	110 8: 510	100	to 2x20 pole IDC	to 40 pole F					_	
	M2p.xxxx-DigFX2	100 cm	Cab-d40-idc-100	Cab-d40-d4	10-100					
Software SBench6	Order no.									
	SBench6	Base vers	ion included in deliv	very Supports	standara	mode for one card				
	SBenchó-Pro		nal version for one c							
	SBenchó-Multi		ultiple cards: Needs			•		tem		
	Volume Licenses		k Spectrum for detai							
			, , , , , , , , , , , , , , , , , , , ,							
Software Options	Order no.		0.6			5 110 (115 (1)				
	SPc-RServer		erver Software Pack	_						
	SPc-SCAPP		's CUDA Access for A GPU. Includes RD				nster between Spec	trum card		

#### Technical changes and printing errors possible

and CUDA GPU. Includes RDMA activation and examples.

SBench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Window 2000, Windows XP, Windows Vista, Windows 7, Windows 8 and Windows 10 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASYlab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademark of The Mathworks, Inc. Delphi and C++Builder are trademarks registered trademarks of Exhance (Keysight VEE, VEE Pro and VEE Onelab rear trademarks/registered trademarks of Keysight Technologies, Inc. FlexPro is a registered trademark of Weisang GmbH & Co. KG. PCIe, PCI Express and PCIX and PCISIG are trademarks of FCISIG. Utili a registered trademark of the IXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group. Oracle and Java are registered trademarks of Oracle and/or its affiliates. Intel and Intel Core 13, Core 15, Core 17, Core 19 and Xeon are trademarks and/or registered trademarks of Intel Corporation. AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks and/or registered trademarks of Advanced Micro Devices. NVIDIA, CUDA, GeForce, Quadro and Tesla are trademarks/registered trademarks of NVIDIA Corporation.

<sup>[1]:</sup> Just one of the options can be installed on a card at a time.
[2]: Third party product with warranty differing from our export conditions. No volume rebate possible.