

# M4i.77xx-x8 - 32 Channel Digital Waveform Acquisition

- Up to 720 MS/s sampling rate in timing analysis mode
- Up to TBD MS/s sampling rate in state analysis mode (DC coupled, clock gaps allowed)
- Differential interface version (for LVDS, (LV)PECL, (N)ECL and other differential signals)
- Single-ended interface version for logic levels 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V
- Ultra Fast PCI Express x8 Gen 2 interface
- 4 GByte on-board memory (1 GBit per channel)
- FIFO mode continuous streaming
- Modes: Single-Shot, Multiple Recording, Gated Sampling, Timestamp
- Trigger input/output with AND/OR functionality
- Synchronization of up to 8 cards per system



- PCle x8 Gen 2 Interface
- Works with x8/x16\* PCle slots
- Sustained streaming mode more than 3.4 GB/s

### **Operating Systems**

- Windows XP, Vista, 7, 8, 10
- Linux Kernel 2.6, 3.x, 4.x
- Windows/Linux 32 and 64 bit

### **Recomended Software**

- Visual Basic, Visual C++, Borland C++, GNU C++, Borland Delphi, VB.NET, C#, J#, Python
- SBench 6

### **Drivers**

- MATLAB
- LabVIEW
- LabWindows/CVI

Model	Model Interface		Speed SDR	Speed DDR	
M4i.7710-x8	Single-Ended	32	125 MS/s	125 MS/s	
M4i.7720-x8	Single-Ended	32	250 MS/s	250 MS/s	
M4i.7730-x8	Single-Ended	32	360 MS/s	720 MS/s	
M4i.7725-x8	differential	32	250 MS/s	250 MS/s	
M4i.7735-x8	differential	32	360 MS/s	720 MS/s	

# **General Information**

The M4i.77xx-x8 series digital waveform acquisition (logic-analyzer) cards include versions with 32 synchronous channels, either single-ended with programmable threshold levels or differential. The large onboard memory can be segmented to record different waveform sequences.

The cards feature a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrum's optimized drivers enable data transfer rates in excess of 3.0 GB/s so that all channels can continuously be recorded, even at full sample rate.

While the M4i.77xx cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum digital acquisition cards. Therefore existing customers can use the same software they developed for a 10 year old 60 MS/s digital input card also for an M4i.77xx series 720 MS/s logic analyzer.

<sup>\*</sup>Some x16 PCIe slots are for the use of graphic cards only and can not be used for other cards. Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

# **Software Support**

#### Windows drivers

The cards are delivered with drivers for Windows XP, as well as Vista, Windows 7, Windows 8 and Windows 10 (each 32 bit and 64 bit). Programming examples for Visual C++, Borland C++ Builder, LabWindows/CVI, Borland Delphi, Visual Basic, VB.NET, C#, J#, Python and IVI are included.


#### **Linux Drivers**



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like RedHat, Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for Gnu

C++ as well as the possibility to get the driver sources for your own compilation.

#### SBench 6



A base license of SBench 6, the easyto-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, generate simple signals or load and replay previously stored SBench 6 signals. It's a valuable tool for checking the cards performance and assisting

with the units initial setup. The cards also come with a demo license for the SBenchó professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all replay modes including data streaming. Data streaming allows the cards to continuously replay data and transfer it directly from the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE and GNOME) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

### **Third-party products**

Spectrum supports the most popular third-party software products such as LabVIEW, MATLAB or LabWindows/CVI. All drivers come with detailed documentation and working examples are included in the delivery. Support for other software packages, like VEE or DasyLab, can also be provided on request.

### **Hardware features and options**

### PCI Express x8




The M4i series cards use a PCI Express x8 Gen 2 connection. They can be used in PCI Express x8 and x16 slots with Gen 1, Gen 2 or Gen 3. The maximum sustained data transfer rate is more than 3.3

GByte/s (read direction) or 2.8 GByte/s (write direction) per slot. Server motherboards often recognize PCI Express x4 connections in x8 slots. These slots can also be used with the M4i series cards but with reduced data transfer rates.

#### **Connections**

- The cards are equipped with two VHDCI connectors for the digital channels as well as for the external trigger, clock input and clock output. These connectors also provide two seperate multi-function inputs as well as multi-function outputs that can be individually programmed to perform different functions:
- Trigger output
- Status output (armed, triggered, ready, ...)
- Asynchronous I/O lines

### Ring buffer mode




The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

#### **FIFO** mode

The FIFO or streaming mode is designed for continuous data transfer between the digitizer card and the PC memory. When mounted in a PCI Express x8 Gen 2 interface read streaming speeds of up to 3.4 GByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed onboard memory is used to buffer the data, making the continuous streaming process extremely reliable.


#### **Multiple Recording**



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.


### **Gated Sampling**



The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.

### **Timestamp**



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronised to a radio clock, an IRIG-B a GPS receiver.

Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

#### Pattern trigger

Pattern triggers can be defined for every bit of the digital input data. Each input for the pattern trigger can be set to high or low, depending on the expected level, or "don't care". In addition, edge detection can be used to allow triggering on rising, falling or both edges. The pattern trigger can be used to recognize a huge variety of trigger events.

### **External trigger input**

The boards can be triggered using an external trigger input, that has the same exact interface capabilities as the installed data lines, either single-ended with programmable threshold or differential.

#### **External clock input and output**

Using a dedicated input line, that has the same exact interface capabilities as the installed data lines (either single-ended with programmable threshold or differential) a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate line to synchronize external equipment to this clock.

#### State clock

The state analysis mode allows to use an external clock to synchronously sample the applied data. In this mode the clock is allowed to have gaps, as long as the minimum required high and low times are met. To simplify the synchronous sampling of the data, the incoming clock signal can be shifted/delayed with regards to the data, to allow proper data capture.

#### Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

### Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of a kind in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.

### **Technical Data**

#### **Differential Interface**

Available inputs Data D0 to D31, Trigger (TrigIn), Strobe, Clock (ClkIn), X0, X1

32 channels, 16 channels, 8 channels Data Channel Selection software programmable

LVDS, LVPECL, PECL, (N)ECL, universal differential inputs Data/Control Input Compatibility

Input Coupling

Input Type

high-speed comparator Input maximum voltage levels -3 V to +5 V, max difference between inputs  $\pm 8~V\pm$ 

Input voltage hysteresis 25 mV

Input termination differential termination with 125  $\Omega$ 

fail save -> defined and fixed input level with open inputs, no external termination necessary Open inputs

LVDS

Available outputs Clock (ClkOut), Trigger (TrigOut), X0, X1

Output signal type

### Single-Ended Interface

Available inputs Data D0 to D31, Trigger (TrigIn), Strobe, Clock (ClkIn), X0, X1

Data Channel Selection 32 channels, 16 channels, 8 channels software programmable

Data/Control Input Compatibility compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels

Input Coupling

Input Type high-speed comparator Input threshold level

0.0 V up to 4.0 V in steps of 10 mV software programmable

Input maximum voltage levels -3 V to +5 V Input voltage hysteresis 25 mV

Input termination software programmable  $75 \Omega / 4.7 k\Omega$ 

Open inputs fail save -> defined and fixed input level with open inputs, no external termination necessary

Available outputs Clock (ClkOut), Trigger (TrigOut), X0, X1 3.3V LVTTL compatible Output signal type

### **Trigger**

Available trigger sources software programmable External trigger, pattern trigger, software Trigger edge software programmable Rising edge, falling edge or both edges

0 to (8GSamples - 16) = 8589934576 Samples in steps of 16 samples Trigger delay software programmable

Multi, Gate: re-arming time 40 samples (+ programmed pretrigger)

Pretrigger at Multi, Gate, FIFO software programmable 16 up to [8192 Samples in steps of 16

Posttrigger software programmable 16 up to 8G samples in steps of 16 (defining pretrigger in standard scope mode) Memory depth software programmable 32 up to [installed memory / number of active channels] samples in steps of 16 32 up to [installed memory / 2 / active channels] samples in steps of 16 Multiple Recording segment size software programmable

Internal/External trigger accuracy 1 sample

### Multi Purpose I/O lines (on VHDCI connector)

Number of multi purpose lines two named XO and X1, separate lines for input and output Input: available signal types software programmable Asynchronous Digital-In, Timestamp Reference Clock

Output: available signal types software programmable Asynchronous Digital-Out, Run, Arm Multi Purpose input impedance (Diff.) differential termination with 125  $\Omega$ 

Multi Purpose input impedance (SE) 75 Ω / 4.7 kΩ software programmable

Multi Purpose input type (Diff.) LVDS, LVPECL, PECL, (N)ECL, universal differential inputs Multi Purpose input type (SE)

compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels 0.0 V up to 4.0 V in steps of 10 mV Multi Purpose input threshold level (SE)

software programmable Differential LVDS

Multi Purpose output type (Diff.) Multi Purpose output type (SE) 3.3V LVTTL compatible

#### Clock

Clock Modes software programmable internal PLL, external reference clock, state clock, sync

Internal clock accuracy  $\leq \pm 20 \text{ ppm}$ Internal clock setup granularity 1 Hz TBD Clock setup range gaps

External reference clock range software programmable  $\geq$  10 MHz and  $\leq$  1 GHz

External reference clock input impedance (Diff.) differential termination with 125  $\Omega$ 

External reference clock input type (Diff.) LVDS, LVPECL, PECL, (N)ECL, universal differential inputs

External reference clock input impedance (SE) software programmable  $75 \Omega / 4.7 k\Omega$ External reference clock input type (SE)

compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels

External reference clock input threshold level (SE) software programmable  $0.0\ V$  up to  $4.0\ V$  in steps of  $10\ mV$ 

> Rising edge 45% to 55%

External reference clock input duty cycle requirement

External reference clock input requirements no frequency changes, no gaps

External state clock input impedance (Diff.) differential termination with 125  $\boldsymbol{\Omega}$ 

External state clock input impedance (SE) software programmable  $75 \Omega / 4.7 k\Omega$ 

External state clock input type (Diff.) LVDS, LVPECL, PECL, (N)ECL, universal differential inputs

External state clock input type (SE) compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels

External state clock input threshold level (SE) software programmable 0.0 V up to 4.0 V in steps of 10 mV External state clock input edge Rising edge or falling edge or both edges software programmable

External state clock input requirements Any frequency within specification, changes allowed, gaps allowed, DC allowed

Sampling clock output type (Diff.) Differential LVDS Sampling clock output type (SE) 3.3V LVTTL compatible

Sampling clock output frequency TRD External reference clock/state clock delay TRD software programmable

Internal clock, External reference clock (state clock is not available with synchronization) Star-Hub synchronization clock modes software selectable

### **Clock Limits**

External reference clock input edge

	M4i.7710-x8	M4i.7720-x8	M4i.7730-x8	M4i.7725-x8	M4i.7735-x8
Interface	Single-Ended	Single-Ended	Single-Ended	Differential	Differential
minimum internal clock	TBD	TBD	TBD	TBD	TBD
maximum internal clock	125 MS/s	250 MS/s	720 MS/s	250 MS/s	720 MS/s
minimum state clock	TBD	TBD	TBD	TBD	TBD
maximum state clock	125 MS/s	250 MS/s	TBD	250 MS/s	TBD MS/s

#### **Timings**

		Signal type	External reference clock Input	State Clock Input	Sampling clock output
t <sub>setup</sub>	Setup time before clock edge	input signals	TBD	TBD	TBD
thold	Hold time after clock edge	input signals	TBD	TBD	TBD
$t_{\rm delay}$	Delay from clock input to clock output	input signals	TBD	n.a.	n.a.

### **Connectors**

Number of connectors

68 pin standard VHDCI Connector type

Connector impedance 125  $\Omega$ 

compatible to SCSI ultra-320, double shielded, twisted pair, max length 1 m, cable drilling: Pin1/Pin35, Pin2/Pin36 ... Pin34/68Cable recommendations

### **Environmental and Physical Details**

Dimension (Single Card) 241 mm (% PCIe length) x 107 mm x 20 mm (single slot width) Dimension (Card with option SH8tm installed) 241 mm ( $\frac{3}{4}$  PCIe length) x 107 mm x 40 mm (double slot width) Dimension (Card with option SH8ex installed) 312 mm (full PCIe length)  $\times$  107 mm  $\times$  20 mm (single slot width)

Width (Standard and option SH8Ex) Width (option SH8tm installed) 2 slots

Weight (M4i,44xx series) maximum 290 g Weight (M4i.22xx, M4i.66xx, M4i.77xx series) maximum 420 g Weight (Option star-hub -sh8ex, -sh8tm) including 8 sync cables 130 g Warm up time 10 minutes

0°C to 50°C Operatina temperature -10°C to 70°C Storage temperature Humidity 10% to 90%

### **PCI Express specific details**

PCIe slot type x8 Generation 2 x8/x16

PCle slot compatibility (physical)

PCle slot compatibility (electrical) x1, x4, x8, x16, Generation 1, Generation 2, Generation 3

# **Certification, Compliance, Warranty**

EMC Immunity EMC Emission

Product warranty Software and firmware updates Compliant with CE Mark Compliant with CE Mark

2 years starting with the day of delivery Life-time, free of charge

# **Power Consumption**

PCI	EXP	RESS
-----	-----	------


	3.3V	12 V	Total
M4i.7725-x8	0.2 A	TBD	TBD
M4i.7735-x8	0.2 A	TBD	TBD

### **MTBF**


MTBF

TBD

# Block diagram differential input version



# **Block diagram single-ended input version**



### **Order Information**

The card is delivered with 4 GByte on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), LabWindows/CVI, IVI, .NET, Delphi, Visual Basic, Python and a Base license of the oscilloscope software SBench 6 are included. Drivers for other 3rd party products like VEE or DASYLab may be available on request.

### Adapter cables are not included. Please order separately!

PCI Express x8	Order no.	Channels	Interface	Standard mem	Sampling Clock	State Clock	
•	M4i.7710-x8	32	Differential	4 GByte	125 MS/s	125 MS/s	
	M4i.7720-x8	32	Differential	4 GByte	250 MS/s	250 MS/s	
	M4i.7730-x8	32	Differential	4 GByte	720 MS/s	TBD MS/s	
	M4i.7725-x8	32	Differential	4 GByte	250 MS/s	250 MS/s	
	M4i.7735-x8	32	Differential	4 GByte	720 MS/s	TBD MS/s	
<b>Options</b>	Order no.	Option					
	M4i.xxxx-SH8ex (1)	Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the card to full PCI Express length (312 mm). 8 synchronization cables included.					
	M4i.xxxx-SH8tm (1)	Synchronization Star-Hub for up to 8 cards (top mount), two slots width, top mounted on card. 8 synchronization cables included.					
	M4i-upgrade	Upgrade for M4i.xxxx: Later installation of option Star-Hub					
	SPc-RServer	Remote Server Software Package: LAN remote access with discovery function and remote driver access. Runs on Windows and Linux.					
		-					
Software SBench6	Order no.						
	SBench6	Base version included in delivery. Supports standard mode for one card.					
	SBench6-Pro	Professional versi	on for one card: FIF	IFO mode, export/import, calculation functions			
	SBench6-Multi	Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system.					
	Volume Licenses	Please ask Spectr	um for details.				

### Technical changes and printing errors possible

SBench and digilizerNETBOX are registered trademarks of Spectrum Systementwicklung Microelectronic GmbH. Microsoft, Visual C++, Visual Basic, Windows 98, Windows NT, Window 2000, Windows XP, Windows 7, Windows 8 and Windows 10 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DaSVlab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATIAB is a trademark/registered trademark of The Mathworks, Inc. Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc.FlexPro is a registered trademark of Weisang GmbH & Co. KG.PCle, PCI Express and PCIX are trademarks of PCISIG.LXI is a registered trademark of the IXI Consortium.

<sup>[1] :</sup> Just one of the options can be installed on a card at a time.
[2] : Third party product with warranty differing from our export conditions. No volume rebate possible.